IBM Announces Sub-1nm Chip Technology with 50% Performance Boost and 70% Power Reduction on June 25

According to PANews, on June 25, IBM announced a breakthrough in sub-1nm chip technology featuring a nanosheet stacking architecture. Compared to its 2nm process, the new design delivers up to 50% performance improvement and reduces power consumption by approximately 70%. IBM expects the technology to reach mass production within five years, advancing capabilities in AI, high-performance computing, and mobile devices.
Disclaimer: The information on this page may come from third-party sources and is for reference only. It does not represent the views or opinions of Gate and does not constitute any financial, investment, or legal advice. Virtual asset trading involves high risk. Please do not rely solely on the information on this page when making decisions. For details, see the Disclaimer.
Comment
0/400
No comments